mirror of
https://github.com/torvalds/linux.git
synced 2026-05-01 21:12:29 -04:00
dd08ebf6c3
Xe, is a new driver for Intel GPUs that supports both integrated and discrete platforms starting with Tiger Lake (first Intel Xe Architecture). The code is at a stage where it is already functional and has experimental support for multiple platforms starting from Tiger Lake, with initial support implemented in Mesa (for Iris and Anv, our OpenGL and Vulkan drivers), as well as in NEO (for OpenCL and Level0). The new Xe driver leverages a lot from i915. As for display, the intent is to share the display code with the i915 driver so that there is maximum reuse there. But it is not added in this patch. This initial work is a collaboration of many people and unfortunately the big squashed patch won't fully honor the proper credits. But let's get some git quick stats so we can at least try to preserve some of the credits: Co-developed-by: Matthew Brost <matthew.brost@intel.com> Co-developed-by: Matthew Auld <matthew.auld@intel.com> Co-developed-by: Matt Roper <matthew.d.roper@intel.com> Co-developed-by: Thomas Hellström <thomas.hellstrom@linux.intel.com> Co-developed-by: Francois Dugast <francois.dugast@intel.com> Co-developed-by: Lucas De Marchi <lucas.demarchi@intel.com> Co-developed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> Co-developed-by: Philippe Lecluse <philippe.lecluse@intel.com> Co-developed-by: Nirmoy Das <nirmoy.das@intel.com> Co-developed-by: Jani Nikula <jani.nikula@intel.com> Co-developed-by: José Roberto de Souza <jose.souza@intel.com> Co-developed-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Co-developed-by: Dave Airlie <airlied@redhat.com> Co-developed-by: Faith Ekstrand <faith.ekstrand@collabora.com> Co-developed-by: Daniel Vetter <daniel.vetter@ffwll.ch> Co-developed-by: Mauro Carvalho Chehab <mchehab@kernel.org> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Signed-off-by: Matthew Brost <matthew.brost@intel.com>
72 lines
1.5 KiB
C
72 lines
1.5 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* Copyright © 2022 Intel Corporation
|
|
*/
|
|
|
|
#include <drm/drm_debugfs.h>
|
|
#include <drm/drm_managed.h>
|
|
|
|
#include "xe_device.h"
|
|
#include "xe_gt.h"
|
|
#include "xe_huc.h"
|
|
#include "xe_huc_debugfs.h"
|
|
#include "xe_macros.h"
|
|
|
|
static struct xe_gt *
|
|
huc_to_gt(struct xe_huc *huc)
|
|
{
|
|
return container_of(huc, struct xe_gt, uc.huc);
|
|
}
|
|
|
|
static struct xe_device *
|
|
huc_to_xe(struct xe_huc *huc)
|
|
{
|
|
return gt_to_xe(huc_to_gt(huc));
|
|
}
|
|
|
|
static struct xe_huc *node_to_huc(struct drm_info_node *node)
|
|
{
|
|
return node->info_ent->data;
|
|
}
|
|
|
|
static int huc_info(struct seq_file *m, void *data)
|
|
{
|
|
struct xe_huc *huc = node_to_huc(m->private);
|
|
struct xe_device *xe = huc_to_xe(huc);
|
|
struct drm_printer p = drm_seq_file_printer(m);
|
|
|
|
xe_device_mem_access_get(xe);
|
|
xe_huc_print_info(huc, &p);
|
|
xe_device_mem_access_put(xe);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct drm_info_list debugfs_list[] = {
|
|
{"huc_info", huc_info, 0},
|
|
};
|
|
|
|
void xe_huc_debugfs_register(struct xe_huc *huc, struct dentry *parent)
|
|
{
|
|
struct drm_minor *minor = huc_to_xe(huc)->drm.primary;
|
|
struct drm_info_list *local;
|
|
int i;
|
|
|
|
#define DEBUGFS_SIZE ARRAY_SIZE(debugfs_list) * sizeof(struct drm_info_list)
|
|
local = drmm_kmalloc(&huc_to_xe(huc)->drm, DEBUGFS_SIZE, GFP_KERNEL);
|
|
if (!local) {
|
|
XE_WARN_ON("Couldn't allocate memory");
|
|
return;
|
|
}
|
|
|
|
memcpy(local, debugfs_list, DEBUGFS_SIZE);
|
|
#undef DEBUGFS_SIZE
|
|
|
|
for (i = 0; i < ARRAY_SIZE(debugfs_list); ++i)
|
|
local[i].data = huc;
|
|
|
|
drm_debugfs_create_files(local,
|
|
ARRAY_SIZE(debugfs_list),
|
|
parent, minor);
|
|
}
|