mirror of
https://github.com/torvalds/linux.git
synced 2026-05-02 21:42:42 -04:00
ee14e265e1
Pull the magic 20 usec DSB execution deadline into intel_dsb_arm_exec_time_us(), and also add its counterpart for the non-arming register write section. For the non-arming part we'll just throw in a random 80 usec for now so the total is 100usec. The total exec time will be needed by the upcoming flip queue code. Reviewed-by: Uma Shankar <uma.shankar@intel.com> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20250612145018.8735-4-ville.syrjala@linux.intel.com
79 lines
2.4 KiB
C
79 lines
2.4 KiB
C
/* SPDX-License-Identifier: MIT
|
|
*
|
|
* Copyright © 2019 Intel Corporation
|
|
*/
|
|
|
|
#ifndef _INTEL_DSB_H
|
|
#define _INTEL_DSB_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "i915_reg_defs.h"
|
|
|
|
struct intel_atomic_state;
|
|
struct intel_crtc;
|
|
struct intel_crtc_state;
|
|
struct intel_display;
|
|
struct intel_dsb;
|
|
|
|
enum pipe;
|
|
|
|
enum intel_dsb_id {
|
|
INTEL_DSB_0,
|
|
INTEL_DSB_1,
|
|
INTEL_DSB_2,
|
|
|
|
I915_MAX_DSBS,
|
|
};
|
|
|
|
unsigned int intel_dsb_size(struct intel_dsb *dsb);
|
|
unsigned int intel_dsb_head(struct intel_dsb *dsb);
|
|
struct intel_dsb *intel_dsb_prepare(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc,
|
|
enum intel_dsb_id dsb_id,
|
|
unsigned int max_cmds);
|
|
void intel_dsb_finish(struct intel_dsb *dsb);
|
|
void intel_dsb_gosub_finish(struct intel_dsb *dsb);
|
|
void intel_dsb_cleanup(struct intel_dsb *dsb);
|
|
int intel_dsb_exec_time_us(void);
|
|
void intel_dsb_reg_write(struct intel_dsb *dsb,
|
|
i915_reg_t reg, u32 val);
|
|
void intel_dsb_reg_write_indexed(struct intel_dsb *dsb,
|
|
i915_reg_t reg, u32 val);
|
|
void intel_dsb_reg_write_masked(struct intel_dsb *dsb,
|
|
i915_reg_t reg, u32 mask, u32 val);
|
|
void intel_dsb_noop(struct intel_dsb *dsb, int count);
|
|
void intel_dsb_nonpost_start(struct intel_dsb *dsb);
|
|
void intel_dsb_nonpost_end(struct intel_dsb *dsb);
|
|
void intel_dsb_interrupt(struct intel_dsb *dsb);
|
|
void intel_dsb_wait_usec(struct intel_dsb *dsb, int count);
|
|
void intel_dsb_wait_vblanks(struct intel_dsb *dsb, int count);
|
|
void intel_dsb_wait_vblank_delay(struct intel_atomic_state *state,
|
|
struct intel_dsb *dsb);
|
|
void intel_dsb_wait_scanline_in(struct intel_atomic_state *state,
|
|
struct intel_dsb *dsb,
|
|
int lower, int upper);
|
|
void intel_dsb_wait_scanline_out(struct intel_atomic_state *state,
|
|
struct intel_dsb *dsb,
|
|
int lower, int upper);
|
|
void intel_dsb_vblank_evade(struct intel_atomic_state *state,
|
|
struct intel_dsb *dsb);
|
|
void intel_dsb_poll(struct intel_dsb *dsb,
|
|
i915_reg_t reg, u32 mask, u32 val,
|
|
int wait_us, int count);
|
|
void intel_dsb_gosub(struct intel_dsb *dsb,
|
|
struct intel_dsb *sub_dsb);
|
|
void intel_dsb_chain(struct intel_atomic_state *state,
|
|
struct intel_dsb *dsb,
|
|
struct intel_dsb *chained_dsb,
|
|
bool wait_for_vblank);
|
|
|
|
void intel_dsb_commit(struct intel_dsb *dsb,
|
|
bool wait_for_vblank);
|
|
void intel_dsb_wait(struct intel_dsb *dsb);
|
|
|
|
void intel_dsb_irq_handler(struct intel_display *display,
|
|
enum pipe pipe, enum intel_dsb_id dsb_id);
|
|
|
|
#endif
|