mirror of
https://github.com/torvalds/linux.git
synced 2026-05-05 23:05:25 -04:00
net: stmmac: rk: remove incorrect _DLY_DISABLE bit definition
The RK3328 GMAC clock delay macros define enable/disable controls for TX and RX clock delay. While the TX definitions are correct, the RXCLK_DLY_DISABLE macro incorrectly clears bit 0. The macros RK3328_GMAC_TXCLK_DLY_DISABLE and RK3328_GMAC_RXCLK_DLY_DISABLE are not referenced anywhere in the driver code. Remove them to clean up unused definitions. No functional change. Signed-off-by: Alok Tiwari <alok.a.tiwari@oracle.com> Reviewed-by: Russell King (Oracle) <rmk+kernel@armlinux.org.uk> Link: https://patch.msgid.link/20250826102219.49656-1-alok.a.tiwari@oracle.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
committed by
Jakub Kicinski
parent
f63f21e82e
commit
705609dede
@@ -556,9 +556,7 @@ static const struct rk_gmac_ops rk3308_ops = {
|
||||
#define RK3328_GMAC_RMII_MODE GRF_BIT(9)
|
||||
#define RK3328_GMAC_RMII_MODE_CLR GRF_CLR_BIT(9)
|
||||
#define RK3328_GMAC_TXCLK_DLY_ENABLE GRF_BIT(0)
|
||||
#define RK3328_GMAC_TXCLK_DLY_DISABLE GRF_CLR_BIT(0)
|
||||
#define RK3328_GMAC_RXCLK_DLY_ENABLE GRF_BIT(1)
|
||||
#define RK3328_GMAC_RXCLK_DLY_DISABLE GRF_CLR_BIT(0)
|
||||
|
||||
/* RK3328_GRF_MACPHY_CON1 */
|
||||
#define RK3328_MACPHY_RMII_MODE GRF_BIT(9)
|
||||
|
||||
Reference in New Issue
Block a user